# Compact D-Band Passive Phase Shifters with Fine and Coarse Control Steps in BiCMOS-55nm 

Lorenzo Piotto and Biomedical Engineering<br>University of Pavia, Italy

Dept. of Electrical, Computer Dept. of Electrical, Computer

Guglielmo De Filippi<br>and Biomedical Engineering<br>University of Pavia, Italy

Mahmoud M. Pirbazari Andrea Mazzanti<br>Dept. of Electrical, Computer Dept. of Electrical, Computer and Biomedical Engineering and Biomedical Engineering<br>University of Pavia, Italy<br>University of Pavia, Italy


#### Abstract

Programmable phase shifters are key building blocks in emerging Sub-THz phased array transceivers. This work proposes different structures to implement compact passive phase shifters in D-Band ( $110-170 \mathrm{GHz}$ ). Tunable bandpass filters and variable-delay transmission lines are evaluated as phase shifters with fine control resolution over a limited range. To extend the range, $0^{\circ} / 180^{\circ}$ and $0^{\circ} / 90^{\circ}$ phase shifters are also investigated and implemented with a hybrid coupler and a switched $\lambda / 4$ transmission line. Experimental results are presented on a test chip in a 9 metal BiCMOS technology with 55 nm MOS transistors used as switches. By combining the different structures, the full $0^{\circ} / 360^{\circ}$ programmable range is covered from 120 GHz to 170 GHz with a size of only $0.13 \mathrm{~mm}^{2}$. The estimated insertion loss is aligned with previous works, but the remarkable footprint reduction facilitates the adoption in dense sub-THz phase array systems.


Index Terms-D-band, BiCMOS, phase shifter, phased-array

## I. Introduction

The demand for ultra-high-capacity wireless links in the network infrastructure of 5 G and beyond is driving the development of integrated circuits above 100 GHz , where ultrawide bands are available [1]. Within this scenario, D-Band $(110 \mathrm{GHz}-170 \mathrm{GHz})$ is quickly gaining interest, and G-Band $(140 \mathrm{GHz}-220 \mathrm{GHz})$ may follow. On the other hand, digital CMOS technologies keep getting closer to their intrinsic limitations ( $\mathrm{f}_{\max }$ ) in these bands. Whilst more expensive semiconductors are available, they bring penalties in terms of cost, scalability and lack of integration of digital functions. SiGe BiCMOS fills the gap with $f_{t} / f_{\text {max }}$ in the $350-500 \mathrm{GHz}$ range and a roadmap to push the HBT frequency limits even further [2].

A key block in sub-THz applications is the phase shifter (PS), which enables active phased arrays for beam-forming and beam-steering, relaxing Power Amplifiers requirements and improving the SNR. Active PSs are based on the vector interpolation principle, typically characterized by high resolution but limited linearity, even at moderately high power consumption [3]. On the contrary, passive PSs offer excellent linearity at the expense of an increased area occupation and unavoidable insertion loss. To date, a very limited number of works explored programmable passive PSs in sub-THz bands [4]-[7], particularly in silicon. Switched transmission lines (TLINEs) were demonstrated in SiGe [5] and compoundsemiconductor technologies [6], but they require a large area that does not fit a sub-THz phased-array system, with antenna

Fig. 1. Chip photo of the realized passive phase shifters.
spacing of 1 mm or less. A PS which combines reflectivetype hybrid couplers and an active stage for phase inversion was proposed at 120 GHz in SiGe BiCMOS, proving low insertion loss with fine phase control resolution but over a narrow bandwidth [4].

This work investigates passive D-band PSs leveraging the availability of good MOS switches and a 9-level metal stack, with two thick top layers, in the SiGe BiCMOS-55nm of STMicroelectronics. Fig. 1 shows the photograph of the realized test chip, which includes also a TRL cal-kit used to deembed pads and access lines from measurements. The PSs are classified into fine (1) and coarse (2) phase-control steps. The former feature a digitally-controlled phase shift in small steps but, to limit the insertion loss, the maximum range is limited. The latter provide a 1 -bit phase control (nominally $0^{\circ} / 90^{\circ}$ and $0^{\circ} / 180^{\circ}$ ). By cascading fine- and coarse-control PSs, the full $0^{\circ} / 360^{\circ}$ can be covered with fine control resolution and limited insertion loss. Design and measurements of the PSs are presented in Sec. II and Sec. III, followed by a discussion and conclusion in Sec. IV.

## II. Phase Shifters with Fine Control Steps

Two different approaches are investigated for PSs with a fine control step. The first is based on $4^{\text {th }}$ order band-pass filters with tunable center frequency. Such kind of response may be achieved through magnetically coupled resonators, shown in Fig. 2a. An analysis of these networks is presented in [8]. If the components ( $\mathrm{R}, \mathrm{L}, \mathrm{C}, \mathrm{k}$ ) are sized such that the two pairs of complex conjugate poles provide a flat in-band response, the phase of the transfer function is fairly linear across frequency, with a variation of $\pi$ radians within the -3 dB bandwidth, $B W_{-3 d B}=f_{H}-f_{L}$. Therefore, $\mathrm{d} \phi / \mathrm{df} \approx \pi / \mathrm{BW}_{-3 \mathrm{~dB}}$. If the filter center frequency, $\mathrm{f}_{0}$, is shifted by $\Delta f_{0}$ by varying the net-


Fig. 2. Coupled-resonator band-pass filter (a) and transfer function (amplitude/phase) variation by tuning the center frequency (b). Schematic of the implemented network (c).


Fig. 3. Fine-resolution phase shifter realized as a transmission line periodically loaded by digitally-tuned capacitors.
work capacitors (gray plot in Fig. 2b), the signal experiences a phase shift variation:

$$
\begin{equation*}
\Delta \phi \approx \frac{\pi}{B W_{-3 d B}} \cdot \Delta f_{0} \tag{1}
\end{equation*}
$$

However, to avoid attenuation when the network transfer function is translated, the useful bandwidth ( $\mathrm{BW}_{\text {useful }}$ ) is lower than $\mathrm{BW}_{-3 \mathrm{~dB}}$. Looking at Fig. 2b, $\mathrm{BW}_{\text {useful }}=\mathrm{BW}_{-3 \mathrm{~dB}}-\Delta \mathrm{f}_{0}$ and making use of (1):

$$
\begin{equation*}
\mathrm{BW}_{\mathrm{useful}}=\mathrm{BW}_{-3 \mathrm{~dB}}\left(1-\frac{\Delta \phi}{\pi}\right) \tag{2}
\end{equation*}
$$

From (2), given a target $\mathrm{BW}_{\text {useful }}$, the wider is the desired maximum phase variation, the larger must be $\mathrm{BW}_{-3 \mathrm{~dB}}$. On the other hand, $\mathrm{BW}_{-3 \mathrm{~dB}} \propto 1 /(\mathrm{RC})$, thus an upper bound on $\mathrm{BW}_{-3 \mathrm{~dB}}$ (and hence $\Delta \phi$ ) is finally set by the minimum variable capacitors that can be reliably implemented to achieve the required tunability of $f_{0}$. To extend the attainable phase shift, multiple replicas of the networks can be cascaded. Two identical band-pass cells are used in the implemented PS, giving twice the phase shift range with a marginal bandwidth reduction. The schematic is shown in Fig. 2c. The coupled inductors of Fig. 2a are replaced by their equivalent T-network, implemented with short TLINEs that provide lower loss compared to magnetically-coupled circular coils. The TLINEs are shielded microstrips with the signal routed in the topmost metal layer and display a quality factor $\mathrm{Q}=35$ at 165 GHz . The network center frequency is digitally tuned by a bank of four switched MOM capacitors. The switches are nMOS with $\mathrm{W} / \mathrm{L}=40 \mathrm{um} / 55 \mathrm{~nm}$, implemented in triple well to limit the bulk parasitic capacitance. Each MOM-switch combination features $\mathrm{C}_{\mathrm{MAX}}=16 \mathrm{fF}$ with $\mathrm{C}_{\mathrm{MAX}} / \mathrm{C}_{\mathrm{MIN}}=1.5$ and minimum


Fig. 4. Measurements (solid-red) and simulations (dashed-gray) of forward gain (a) and phase response (b) of the tunable band-pass filter.


Fig. 5. Measurements (solid-red) and simulations (dashed-gray) of forward gain (a) and phase response (b) of the tunable-delay line.
quality factor $\mathrm{Q}_{\mathrm{MIN}}=10.5$. The band-pass cells are sized for a center frequency of 150 GHz and $90 \%$ fractional bandwidth. The capacitors bank shifts the center frequency by $\pm 10 \%$ thus, using (2), each cell introduces roughly $35^{\circ}$ of programmable phase shift while the cascade of the two cells provides $70^{\circ}$.
The alternative fine-step PS investigated consists of a transmission line with tunable propagation delay. The schematic is shown in Fig. 3. Short sections of TLINEs, which approximate inductors of value $\mathrm{L}_{\mathrm{T}}$, are interleaved with digitally switched capacitors $\mathrm{C}_{\mathrm{T}}$. The overall network, composed of N sections, behaves as a low pass filter. The cut off frequency, defined as the frequency where the input impedance becomes purely reactive (i.e. no active power can be injected into the line) is $\omega_{\mathrm{T}}=2 / \sqrt{\mathrm{L}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}}$. For a signal at angular frequency $\omega_{0}$ sufficiently lower than $\omega_{\mathrm{T}}$, the network well approximates a TLINE with $\mathrm{Z}_{0}$ and group delay $\tau_{\mathrm{D}}$ given by:

$$
\begin{equation*}
Z_{0}=\sqrt{\frac{L_{T}}{C_{T}}} \quad \tau_{D}=N \cdot \sqrt{L_{T} C_{T}} \tag{3}
\end{equation*}
$$

The group delay, and hence the network phase shift $\phi$, are tuned by capacitors $\mathrm{C}_{\mathrm{T}}$. If each capacitor is switched between $\mathrm{C}_{\mathrm{T}, \text { MIN }}$ and $\mathrm{C}_{\mathrm{T}, \mathrm{MAX}}$, the variation of $\tau_{\mathrm{D}}$ and of the network phase shift (in radians) are:

$$
\begin{equation*}
\Delta \tau_{\mathrm{D}}=\mathrm{N} \sqrt{\mathrm{~L}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}, \mathrm{MIN}}}\left(\sqrt{\frac{\mathrm{C}_{\mathrm{T}, \mathrm{MAX}}}{\mathrm{C}_{\mathrm{T}, \mathrm{MIN}}}}-1\right) \quad \Delta \phi=\omega_{0} \Delta \tau_{\mathrm{D}} \tag{4}
\end{equation*}
$$

The variable capacitors $\mathrm{C}_{\mathrm{T}}$ are realized with a bank of four digitally switched MOM capacitors of 12.5 fF , giving $\mathrm{C}_{\mathrm{T}, \mathrm{MAX}}=50 \mathrm{fF}$. The nMOS are sized with $\mathrm{W} / \mathrm{L}=30 \mathrm{um} / 55 \mathrm{~nm}$, leading to $\mathrm{C}_{\mathrm{T}, \mathrm{MAX}} / \mathrm{C}_{\mathrm{T}, \mathrm{MIN}}=1.6$ and $\mathrm{Q}_{\mathrm{MIN}}=9.5$. The length of each piece of TLINE between consecutive capacitors is set to approximate $\mathrm{L}_{\mathrm{T}}=50 \mathrm{pH}$ such that $\omega_{\mathrm{T}}$ is greater than $2 \pi 200 \mathrm{GHz}$. From (4), the delay variation of one cell $(\mathrm{N}=1)$ is $\Delta \tau=0.34 \mathrm{ps}$, corresponding to a phase shift of $17.5^{\circ}$ at 150 GHz . To reach a total phase shift variation comparable with the tunable band-pass filter, the structure is implemented with four $(\mathrm{N}=4)$ cascaded $\mathrm{C}_{\mathrm{T}} / 2-\mathrm{L}_{\mathrm{T}}-\mathrm{C}_{\mathrm{T}} / 2$ cells .


Fig. 6. Coarse-resolution phase shifters to realize $180^{\circ}$ (a) and $90^{\circ}$ (b) phase steps.
The chip photos of the fine-control PSs are shown in Fig. 1a and Fig. 1b with core size of $180 \times 120 \mu \mathrm{~m}^{2}$ and $225 \times 120 \mu \mathrm{~m}^{2}$, respectively. The measured forward gain and phase of the tunable band-pass filters are plotted in Fig. 4 as solid lines and compared with simulation (dashed). The programmable phase shifting range is $>60^{\circ}$ at 110 GHz and $85^{\circ}$ at 170 GHz with phase steps between $10^{\circ}$ and $13^{\circ}$. The insertion loss is $<4 \mathrm{~dB}$ at the minimum phase shift and rises to 7 dB at 170 GHz for the maximum phase shift. The insertion loss normalized to the achievable phase shift is $65 \mathrm{mdB} /{ }^{\circ}$ at 110 GHz and $80 \mathrm{mdB} /{ }^{\circ}$ at 170 GHz . Fig. 5 reports the results for the variable-delay TLINE. The phase plot in Fig. 5b shows an almost linear phase shift over frequency, as a result of the constant group delay rather than constant phase shift. The insertion loss is around 2 dB at the minimum phase shift and rises to 4 dB at 110 GHz and 8.3 dB at 170 GHz at the maximum phase shift of $100^{\circ}$. The normalized insertion loss is $77 \mathrm{mdB} /{ }^{\circ}$ at 110 GHz , and $83 \mathrm{mdB} /{ }^{\circ}$ at 170 GHz , comparable to what measured on the the tunable filter. The return loss, not shown, is $<10 \mathrm{~dB}$ at all the phase settings for both the tunable filter and delay line.

## III. Phase Shifters with Coarse Control Steps

The physical size and insertion loss of the structures presented in the previous Section increase proportionally to the desired range of programmable phase shift. Thus, to cover a wider range while maintaining a fine control resolution, it is more convenient to cascade those structures with networks that provide a large phase shift in a single coarse step, limiting the insertion loss and silicon area. A $0^{\circ} / 180^{\circ}$ and a $0^{\circ} / 90^{\circ}$ PSs are proposed in this section.

In [6], $0^{\circ} / 180^{\circ}$ are achieved by using two hybrid couplers and two SPDT switches in a compound semiconductor technology. The structure proves low insertion loss (also thanks to the excellent performance of HEMTs) and a flat phase across frequency, but requires large chip size. On the other hand, while being desirable, a flat phase response is not mandatory if the block is to be cascaded with fine-control PSs, because its phase error versus frequency can be corrected by the latter. The implemented $0^{\circ} / 180^{\circ}$ PS, shown in Fig. 6a, uses only one hybrid coupler and two grounded switches, leading to a very compact size. The circuit works as a reflective-type PS. The input signal, $S_{\text {IN }}$, is equally split at the I/Q ports of the coupler. If an identical impedance, $\mathrm{Z}_{\mathrm{L}}$, with non-zero reflection coefficient $\left(\Gamma_{L}\right)$ loads the I/Q ports, the reflected signals sum


Fig. 7. $0 / 180^{\circ}$ forward gain (a) and relative phase shift (b) compared against simulation (dashed-gray).


Fig. 8. $0 / 90^{\circ}$ forward gain (a) and relative phase shift (b) compared against simulation (dashed-gray)
up at the ISO port, giving the output signal $S_{\text {OUT }}$. Neglecting losses, the following relation holds:

$$
\begin{equation*}
\left|\frac{S_{O U T}}{S_{I N}}\right|=\left|\Gamma_{L}\right|^{2} \quad \angle \frac{S_{O U T}}{S_{I N}}=-90^{\circ}+\angle \Gamma_{L} \tag{5}
\end{equation*}
$$

The I/Q ports are terminated by the switches $\mathrm{S}_{1,2}$, implemented with nMOS transistors, yielding ideally $\Gamma_{\mathrm{L}}= \pm 1$ in the OFF and ON state, respectively. Using (5), $\mathrm{S}_{\mathrm{IN}}$ is transferred to the ISO port with the same magnitude but $\pm 90^{\circ}$ phase, corresponding to a $180^{\circ}$ relative phase variation. The finite channel resistance and the parasitic capacitance of the nMOS switches introduce signal loss and deviation from the ideal $180^{\circ}$ phase. The transistors are sized with $\mathrm{W} / \mathrm{L}=50 \mu \mathrm{~m} / 55 \mathrm{~nm}$ to achieve $\mathrm{r}_{\text {on }}=7 \Omega$, while the OFF-state parasitic capacitance is resonated out by the parallel inductors $\mathrm{L}_{\mathrm{p} 1,2}=40 \mathrm{pH}$, implemented with bent TLINEs stubs visible on the chip layout in Fig. 1c. The hybrid coupler is realized with $230 \mu \mathrm{~m}$-long coupled lines. The core size of the $0^{\circ} / 180^{\circ}$ PS is $250 \mu \mathrm{~m} \times 120 \mu \mathrm{~m}$.

A $0^{\circ} / 90^{\circ}$ phase shifter can be implemented by selecting the I or Q output of a $90^{\circ}$ hybrid coupler, but with an intrinsic insertion loss of 3 dB [6]. To avoid this loss, the proposed $0^{\circ} / 90^{\circ}$ PS leverages a $\lambda / 4$-long TLINE with a bypass switch. The schematic is drawn in Fig. 6b. Inductors $\mathrm{L}_{\mathrm{p} 1,2}=60 \mathrm{pH}$, in parallel to the nMOS switches $\mathrm{S}_{1,2}$, resonate with transistors parasitic capacitances to rise the impedance and improve isolation when $\mathrm{S}_{1,2}$ are OFF. In this condition, $\mathrm{L}_{\text {term }}$ is floating and the signal flows through $\mathrm{TL}_{1}$ and $\mathrm{TL}_{2}$, experiencing the $90^{\circ}$ phase shift of the $\lambda / 4$ total length. When $\mathrm{S}_{1,2}$ are $\mathrm{ON}, \mathrm{S}_{1}$ shorts the input to the output, thus the phase shift is ideally $0^{\circ}$. In this situation, $\mathrm{TL}_{1}$ and $\mathrm{TL}_{2}$ are shunted and the top port is connected to the input/output. Not to compromise the insertion loss and reflection coefficient, the bottom port of $\mathrm{TL}_{1,2}$ is terminated by $\mathrm{L}_{\text {term }}=25 \mathrm{pH}$ (grounded on one side by $\mathrm{S}_{2}$ ). In fact, $\mathrm{TL}_{1}$ and $\mathrm{TL}_{2}$ behave like a single $\lambda / 8$ TLINE with half the characteristic impedance, $\mathrm{Z}_{0} / 2$. $\mathrm{L}_{\text {term }}$ is thus sized for an impedance of $+\mathrm{j} \mathrm{Z}_{0} / 2$, such that a high impedance

TABLE I
MEASUREMENTS SUMMARY AND COMPARISON

|  | [4] | [5] | [6] |  |  | This work |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Tunable Filter | Tunable TLINE | $0^{\circ} / 90^{\circ}$ | $0^{\circ} / 180^{\circ}$ |
| Technology | 120 nm SiGe | 130 nm SiGe | GaAs |  |  | 55 nm SiGe |  |  |  |
| Frequency [GHz] | 116-128 | 110-170 | 110-170 |  |  | 110-170 | 110-170 | 130-170 | 140-170 |
| Phase control range [ ${ }^{\circ}$ ] | 360 | $\begin{aligned} & \hline 260 @ 110 \mathrm{GHz} \\ & 405 @ 170 \mathrm{GHz} \\ & \hline \end{aligned}$ | $180 \pm 2$ | $87 \pm 2$ | $47 \pm 4$ | $\begin{aligned} & \hline 62 @ 110 \mathrm{GHz} \\ & 84 @ 170 \mathrm{GHz} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 47 @ 110 \mathrm{GHz} \\ 100 @ 170 \mathrm{GHz} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 58 @ 130 \mathrm{GHz} \\ 115 @ 170 \mathrm{GHz} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 145 @ 140 \mathrm{GHz} \\ & 200 @ 170 \mathrm{GHz} \end{aligned}$ |
| Max Insertion Loss [dB] | 8* | $\begin{aligned} & \hline 24 @ 110 \mathrm{GHz} \\ & 23 @ 170 \mathrm{GHz} \end{aligned}$ | $\begin{gathered} \hline 5 @ 110 \mathrm{GHz} \\ 6.5 @ 170 \mathrm{GHz} \end{gathered}$ | 6 | 6.5 | $\begin{aligned} & \hline 4 @ 110 \mathrm{GHz} \\ & 7 @ 170 \mathrm{GHz} \end{aligned}$ | $\begin{gathered} \hline 4 @ 110 \mathrm{GHz} \\ 8.3 @ 170 \mathrm{GHz} \end{gathered}$ | 3.2 | $\begin{aligned} & \hline 3.5 @ 140 \mathrm{GHz} \\ & 4.5 @ 170 \mathrm{GHz} \end{aligned}$ |
| Phase Resolution [ ${ }^{\circ}$ ] | 11.25 | $\begin{aligned} & 17 @ 110 \mathrm{GHz} \\ & 27 @ 170 \mathrm{GHz} \\ & \hline \end{aligned}$ | - | - | - | $\begin{gathered} 7 @ 110 \mathrm{GHz} \\ 13 @ 170 \mathrm{GHz} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 7 @ 110 \mathrm{GHz} \\ 13 @ 170 \mathrm{GHz} \\ \hline \end{gathered}$ | - | - |
| Area [ $\mathrm{mm}^{2}$ ] | 0.19 | 1.17 | 0.94 | 0.56 | 1.25 | 0.022 | 0.027 | 0.032 | 0.030 |
| Normalized Insertion Loss ${ }^{\dagger}$ [mdB/ ${ }^{\circ}$ ] | - | $\begin{aligned} & 92 @ 110 \mathrm{GHz} \\ & 57 @ 170 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & \hline 28 @ 110 \mathrm{GHz} \\ & 36 @ 170 \mathrm{GHz} \\ & \hline \end{aligned}$ | 69 | 15 | $\begin{aligned} & 65 @ 110 \mathrm{GHz} \\ & 83 @ 170 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & 77 @ 110 \mathrm{GHz} \\ & 83 @ 170 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & \hline 60 @ 130 \mathrm{GHz} \\ & 28 @ 170 \mathrm{GHz} \\ & \hline \end{aligned}$ | 24 |

* Including buffer/s $\quad \dagger$ InsertionLoss $/ \Delta \phi$
(ideally open circuit) is seen at the top port of $\mathrm{TL}_{1}, \mathrm{TL}_{2}$. The size of the nMOS switches is set to $\mathrm{W} / \mathrm{L}=35 \mu \mathrm{~m} / 55 \mathrm{~nm}$ as a compromise between insertion loss and phase error, caused by channel resistance and device capacitances, respectively. Inductors $\mathrm{L}_{\mathrm{p} 1,2}$ and $\mathrm{L}_{\text {term }}$, visible on the chip photo in Fig. 1, are realized with TLINEs. The core size of the $0^{\circ} / 90^{\circ}$ phase shifter is $230 \mu \mathrm{~m} \times 140 \mu \mathrm{~m}$.
The simulated and measured magnitude and phase response of the $0^{\circ} / 180^{\circ}$ and $0^{\circ} / 90^{\circ}$ PSs are plotted in Fig. 7 and Fig. 8, respectively. The $0^{\circ} / 180^{\circ}$ PS provides the $180^{\circ}$ phase inversion at 160 GHz . The phase error from $180^{\circ}$ is within $30^{\circ}$ from 140 GHz to above 170 GHz . The insertion loss in this band is below 4.5 dB , which corresponds to $<24 \mathrm{mdB} /{ }^{\circ}$, remarkably lower than what achieved by the fine-control PSs. The $0^{\circ} / 90^{\circ}$ PS introduces the $90^{\circ}$ relative phase difference at 160 GHz with a deviation lower than $30^{\circ}$ from 130 GHz to above 170 GHz . The insertion loss is within $2-4 \mathrm{~dB}$ which corresponds $<60 \mathrm{mdB} /{ }^{\circ}$. The return loss for the two PSs, not shown, is below -10 dB .


## IV. Discussion and Conclusions

The measured results presented in the previous Sections are summarized in Table I and compared with the few other integrated PSs operating in D-band. The insertion loss of the proposed PSs is aligned with previous works, with area occupation which is significantly reduced, simplifying the adoption in dense Sub-THz phased array systems. Moreover, the implemented structures offer high flexibility by providing different phase shift control range and resolution. By cascading fine- and coarse-step PSs, a large programmable phase shift range can be covered maintaining the fine resolution in the phase control. As an example, Fig. 9 shows all the possible magnitude and phase responses achieved by cascading the measured S-parameters of 3 tunable band-pass filters with the $0^{\circ} / 90^{\circ}$ and the $0^{\circ} / 180^{\circ}$ PSs. Looking at Fig. 9 b, the chain covers more than $360^{\circ}$ with a fine resolution from 120 GHz to 175 GHz . The corresponding insertion loss for a relative phase shift programmed from $0^{\circ}$ to $360^{\circ}$, marked with red dots in Fig. 9, is between 12 dB and 16 dB at 120 GHz and between 14 dB and 20 dB at 175 GHz . The maximum loss, normalized to the $360^{\circ}$, is below $55 \mathrm{mdB} /^{\circ}$, still comparable or better than the other PSs in Table I. The footprint of
the five cascaded block is extremely small. The estimated silicon area, of only $0.13 \mathrm{~mm}^{2}$, remains remarkably lower than the area occupation of previously reported PSs in D-band.


Fig. 9. $\mathrm{S}_{21}$ amplitude (a) and phase (b) response of the cascaded fine and coarse phase shifters

## V. Acknowledgments

This work received funding from the Commission of the European Union within the H2020 DRAGON project (Grant Agreement No. 955699) and KDT SHIFT project (Grant Agreement No. 1010962).

## REFERENCES

[1] T. Maiwald et al., "A Review of Integrated Systems and Components for 6G Wireless Communication in the D-Band," Proceedings of the IEEE, vol. 111, no. 3, pp. 220-256, 2023.
[2] T. Zimmer et al., "SiGe HBTs and BiCMOS Technology for Present and Future Millimeter-Wave Systems," IEEE Journal of Microwaves, vol. 1, no. 1, pp. 288-298, 2021.
[3] D. d. Rio, I. Gurutzeaga, R. Berenguer, I. Huhtinen, and J. F. Sevillano, "A Compact and High-Linearity 140-160 GHz Active Phase Shifter in 55 nm BiCMOS," IEEE Microwave and Wireless Components Letters, vol. 31, no. 2, pp. 157-160, 2021.
[4] R. B. Yishay and D. Elad, "D-Band $360^{\circ}$ Phase Shifter with Uniform Insertion Loss," in 2018 IEEE/MTT-S International Microwave Symposium - IMS, 2018, pp. 868-870.
[5] A. Karakuzulu, M. H. Eissa, D. Kissinger, and A. Malignaggi, "Broadband 110-170 GHz True Time Delay Circuit in a $130-\mathrm{nm}$ SiGe BiCMOS Technology," in 2020 IEEE/MTT-S International Microwave Symposium (IMS), 2020, pp. 775-778.
[6] D. Müller, S. Diebold, S. Reiss, H. Massler, A. Tessmann, A. Leuther, T. Zwick, and I. Kallfass, "D-Band digital phase shifters for phasedarray applications," in 2015 German Microwave Conference, 2015, pp. 205-208.
[7] M. De Wit and P. Reynaert, "An F-band active phase shifter in 28 nm CMOS," in 2017 IEEE MTT-S International Microwave Symposium (IMS), 2017, pp. 965-968.
[8] A. Mazzanti and A. Bevilacqua, "Second-Order Equivalent Circuits for the Design of Doubly-Tuned Transformer Matching Networks," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 12, pp. 4157-4168, 2018.

